

**Deanship of Graduate Studies**

**Al-Quds University**

**A Non-blocking Interconnection Network-Shared  
Cache Organization for Multi-core Processors**

**Allam Rebhi Mohammad Abumwais**

**M.Sc Thesis**

**Jerusalem-Palestine**

**1434-2013**

**A Non-blocking Interconnection Network-Shared  
Cache Organization for Multi-core Processors**

**Prepared By:**

**Allam Rebhi Mohammad AbuMwais**

**B.Sc.: Computer Engineering, 2013, Palestine**

**Alquds University, Palestine**

**Supervisor: Dr. Abdulkareem Ayyad**

**A thesis submitted in partial fulfilment of the  
requirements for the degree of Master of Electronic  
and Computer Engineering/Department of Electronic  
and Computer Engineering/ Faculty of Engineering/  
Graduate Studies**

**Jerusalem-Palestine**

**1434-2013**

Al-Quds University

Deanship of Graduate Studies

Master of Electronics and Computer Engineering

## Thesis Approval

### A Non-blocking Interconnection Network-Shared Cache Organization for Multi-core Processors

Prepared By: Allam Rebhi Mohammad AbuMwais

Registration No: 21011963

Supervisor: Dr. Abdulkareem Ayyad

Master thesis submitted and accepted, Date: 00/00/2013

The name and signatures of examining committee members are as follows:

1- Head of committee	Dr. Abdulkareem Ayyad	Signature: .....
2- Internal Examiner	Dr.	Signature: .....
3- External Examiner	Dr.	Signature: .....

Jerusalem-Palestine

1434-2013

## **Declaration:**

I certify that this thesis submitted for the degree of Master, is the result of my own research, except where otherwise acknowledged, and that this study (or any part of the same) has not been submitted for a higher degree to any other university or institution.

Signed: .....

Allam Rebhi Mohammad Abu Mwais

Date: 28/9/2013

# Acknowledgments

I thank God for everything.

I would like to express my deepest appreciation to my family especially my parents, for the endless care they have provided me, advices, support and patience.

Special thanks goes out to my supervisor, Dr. Abdulkareem Ayyad, whose give me more knowledge and skills in the computer architecture field. Also, his guidance helped me throughout this research and the writing of this thesis.

My deep gratitude goes to all my friends, especially at Al-Quds University.

I would like to thank all those who helped me during the period of my study and give me motivation and encouragement.

## **Abstract**

In modern on-chip multi-core processors and multiprocessor systems, the communication between the processor cores and the shared memory modules of the system, (here in after, the terms ‘shared memory’ and ‘shared cache’ can be used interchangeably), suffers from a bottleneck problem. In the best interconnection network, the crossbar switch, when two or more cores make a request to access the same shared cache module, only one request will be accepted and the other requests have to be honoured in a sequence decided by the arbiter of that module. This increases the latency of the shared variable access. This considerably slows the performance of the cores in executing the program threads and hence, the whole execution process.

In our proposed model for multi-core processor architecture, we have redesigned the shared cache modules and the interconnection network organization. This resulted in a Multi-port Content Addressable Memory (MPCAM) and the bottleneck has been totally eliminated. All the cores of the system can write to and read from this memory simultaneously. The shared variable communication process through this memory, by itself guarantees the snooping cache coherence process automatically. It worth noting that the cache coherence process increases the communication overhead in the current systems. In this organization, there is no queuing, no arbitration, and hence no additional latency. A latency of less than or equal five nanoseconds per shared variable access has been achieved. The simulation results of the MPCAM as part of a multi-core architecture have shown high bandwidth, and negligible cache miss ratio, negligible cache coherence and synchronization overhead as compared to the eight core AMD architecture. At the end of this work, the authors have proposed a linear scalable scheme which expands the system to include large number of cores with

linear growing cost and minimum fixed latency of  $1.5t$ , where  $t$  is the MPCAM access time.

**Keywords:** Multi-core, Multi-threading, Micro-threading, Content Addressable Memory (CAM), Cache Coherence, shared Variables, Interconnection Network, Bottleneck, Contention, Arbitration.

# Table of Contents

Declaration .....	i
Acknowledgments .....	<b>Error! Bookmark not defined.</b>
Abstract .....	iii
Table of Contents .....	<b>Error! Bookmark not defined.</b>
List of Figures .....	<b>Error! Bookmark not defined.</b> ii
Chapter 1 Introduction.....	<b>1</b>
1.1 Motivation .....	1
1.2 Problem Specification and Justification .....	2
1.3 Thesis Contribution .....	3
1.4 Thesis Organization.....	3
Chapter 2 Background and Related Work.....	<b>5</b>
2.1 Current Approach.....	5
2.1.1 Multiprocessors Systems .....	5
2.1.2 Multi-core System .....	6
2.2 Alternate Approach .....	7
2.2.1 Multi-core Processor Architecture .....	7
2.2.2 Multithreading and Micro-threading .....	10
2.2.3 Valgrind Simulator Tool .....	12
2.3 Major Issues in Multi-core System .....	13
2.3.1 The Scheduling Policy for Multiprocessor.....	13
2.3.2 Communication among the Cores .....	14
2.3.3 Cache Coherence Issue.....	15
2.4 Interconnection Networks in Multi-core Architecture .....	17
2.4.1 The Common Bus Networks .....	17
2.4.2 The Crossbar Switch Networks .....	18
2.4.3 The Multiple Bus Network.....	20
2.4.4 Multistage Interconnection Networks .....	21
2.5 Network on Chip on Modern Multi-core System.....	22
2.6 Types of Cache Memory .....	23
2.6.1 Fully Associative.....	23
2.6.2 Direct Mapped.....	24
2.6.3 Set-Associative Mapping .....	25
2.7 Cache Events Classification .....	25

2.7.1 Cache-Hit and Cache-Miss.....	26
2.8 Embedded Memory Unit Crossbars Interconnection Networks.....	27
<b>Chapter 3 The Design of New Crossbar Embedded DPCAM and Simulation Results.....</b>	<b>28</b>
3.1 Cache Memory in Multi-core System .....	28
3.2 The Design of Dual-Port CAM and Multi-Port CAM.....	29
3.2.1 Single Port CAM.....	30
3.2.2 Dual Port CAM .....	31
3.2.3 Multi Port CAM .....	34
3.3 The Crossbar Embedded DPCAM Architecture (The MPCAM).....	34
3.3.1 The Claims for Embedded DPCAM Networks .....	35
3.3.2 The Mathematical Model of Crossbar Embedded DPCAM Network.....	36
3.3.3 Comparing Results Between Crossbar Embedded DPCAM and Normal Crossbar Switch.....	37
3.4 Simulation Results of Crossbar Embedded DPCAM Circuit.....	40
3.5 Area Estimations and Model Complexity .....	40
<b>Chapter 4 Simulation Results within Multi-Core System .....</b>	<b>46</b>
4.1 AMD Vs. Our Model Architecture.....	46
4.2 Results .....	49
4.2.1 Benchmarking program.....	49
4.2.2 Single thread testing (date) and (df) program.....	50
4.2.3 Multithreading Testing Performance Program (pp) .....	51
4.2.4 Execution Time Using (pp) .....	51
4.3 Result Analysis.....	53
4.3.1 Number of Instructions per Core.....	53
4.3.2 Cache L2 (Shared Variable) Misses .....	54
4.3.3 Number of Invalidation Access the Shared Variable .....	55
4.3.4 Execution Time .....	56
<b>Chapter 5 Conclusion and Future Work.....</b>	<b>58</b>
5.1 Conclusion.....	58
5.2 Future Work .....	58
Glossary.....	61
Bibliography.....	<b>63</b>
Arabic Abstract.....	70
Appendices .....	71

# List of Figures

Figure 2.1(a): A block Diagram of SSM System.....	8
Figure 2.1(b): Processing Elements (PEs) .....	8
Figure 2.2: A block Diagram of DSM System.. .....	9
Figure 2.3: Multithreading Pipelining.....	11
Figure 2.4: The Cache Coherence Problem in Dual Core. ....	15
Figure 2.5: Common Bus Interconnection Networks. ....	17
Figure 2.6: Crossbar Switch Interconnection Networks.....	18
Figure 2.7: Crossbar Switch with Arbitrator Interconnection Networks.....	19
Figure 2.8: Multiple Bus Interconnection Networks. ....	20
Figure 2.9: Multistage Interconnections (MIN) with 2 x2 Switch Elements.....	22
Figure 2.10: The T1 Sun Multi-core Architecture .....	23
Figure 2.11: The Intel I7 Multi-core Architecture .....	23
Figure 2.12: Fully Associative Cache Memory .....	24
Figure 2.13: Set Associative Cache Memory .....	25
Figure 3.1: AMD Multi-core Cache Leve.....	29
Figure 3.2: Single Port CAM Design.....	31
Figure 3.3: The Dual Port CAM Design.....	32
Figure 3.4: The Multi-port Content Addressable Memory .....	34
Figure 3.5: Bandwidth Function with( $r=0.8$ ).....	38
Figure 3.6: Bandwidth Function with( $r=0.5$ ).....	38
Figure 3.7: Bandwidth Function at Broadcast Situation( $r=0.5$ ).....	39
Figure 3.8: Crossbar Embedded DPCAM Functional Simulation.....	41
Figure 3.9: Crossbar Embedded DPCAM Timing 1 Simulation .....	42
Figure 3.10: Crossbar Embedded DPCAM Timing 2 Simulation .....	42
Figure 3.11: Crossbar Embedded DPCAM Timing 3 Simulation .....	43
Figure 3.12: AMD Model Area Estimation .....	44
Figure 3.13: Embedded DPCAM Area Estimation .....	44
Figure 4.1: AMD Multi-core Architecture .....	47
Figure 4.2: Crossbar Embedded DPCAM Multi-core Architecture. ....	48

Figure 4.3: (pp) Benchmarking Program.....	50
Figure 4.4: Execution Time in Second (pp) Program.....	52
Figure 4.5: Number of Instruction per Core.....	53
Figure 4.6: L2 Miss Ratio .....	54
Figure 4.7: Invalidation Number per Core .....	55
Figure 4.8: (pp) Execution Time in Multi-core .....	56
Figure 4.9: Dependency Program Execution Time in Multi-core .....	57
Figure 5.1: Connecting to Cores in Two Fifferent Block via the Perfect Conjugate Shuffle.....	60

# Chapter 1

## Introduction

### 1.1 Motivation

In shared memory multiprocessor systems, there are three crucial issues to be considered; The interconnection networks and the communication bottleneck problem, the scheduling policy which needs load balancing and true dependency, and the cache coherence problem[Joh07][Chi06][jess96]. All these issues apply equally to the on chip shared memory multi-core processors. Multi-core processors are multiple pipelined processors on a chip. Symmetric shared memory multi-core processors exchange information via shared variables. Shared variables reside in shared memory modules and are accessible by all cores. Accessing the shared memory without delay necessitates the existence of efficient interconnection network. Any bottleneck in the network causes delay and hence, degrades the performance of the multiprocessor/multi-core system. Provided that dependence rules are observed in the scheduling policy, the processor needs to read/write the right version of the data. This needs synchronization among the processors through hardware and software cache coherence protocols. Synchronization and cache coherence operations add burden on the communication in the interconnection network. The ideal multiprocessor case occur

when the software perfectly observes the dependence rules and load balancing, and when there is no communication overhead due to the bottleneck in the network and cache coherence operations.

In this thesis we present multi-core architecture to solve the communication among cores and between shared memories, this architecture totally eliminates the bottleneck on the interconnection networks and need for arbitration. It also eliminates the need for cache coherence operations. We can say that, if the program is carefully partitioned and scheduled, it nearly can be executed in time equals to  $1/n$  of the execution time on a single processor, i.e., the speed up of the system is  $\sim n$ , where  $n$  is the number of processors (cores).

## **1.2 Problem Specification and Justification**

Scheduling policy is other problems were migrated from discrete multiprocessor to multi-core processor. Scheduling policy is concerned with dividing program among the processors to be executed in shortest possible time. Scheduling problem will be discussed in next chapter. Scheduling involves partitioning the program into chunks (nodes, grains) and scheduling these chunks to the processors without violating the dependence rules. The nodes have local and shared variable. The local variable is accessible by its node only, whereas the shared variable is accessible by all nodes which need them. Access by number of node must be synchronized so that the node reads or writes the correct version of data. Hardware synchronization and software cache coherence protocols are needed.

All multi-core architecture has distributed cache Level, level1 (L1), level2 (L2) and in some cases level3 (L3) caches which must be coordinated. Multi-core architecture uses

shared caches among the cores. This led us to the last and main problem which is the communication among the cores through accessing shared variables.

In the next chapter we will discuss these two problems; the communication via the interconnection network and the scheduling including the cache coherence operations. Then the proposed architecture will be justified in details. A primary justification is the elimination of these problems and their overhead.

### **1.3 Thesis Contribution**

In modern on-chip multi-core processor systems [Intel12, AMD07, Joh07, Tor10], the communication between the processor cores and the shared cache modules of the system suffers from a bottleneck problem that negatively affects the performance of system. So we proposed a multi-pipelined processor on a chip to solve these problems. In this model we have designed a new interconnection networks based of small cache organization modules that are embedded at the cross points of the crossbar network. It provides a non blocking communication among the cores of the system and the shared memory module including snooping cache coherence at the same time. This organization, i.e., the network plus the dual port CAM (DPCAM) modules, has formed a multiport content addressable memory (MPCAM).

### **1.4 Thesis Organization**

The remaining chapter in this thesis are organized as follows. In the chapter 2, we will discuss the modern multi-core system architecture and analyse its main problems; the contention in the interconnection network, the scheduling policy and the cache coherence. In the chapter 3, we will present the above design, its mathematical model and the results

of its performance as standalone component. In chapter 4, we will display the simulation results within the multi-core architecture and compare it with AMD multi-core architecture. In chapter 5, conclusion and future work will be drawn.